Memory hierarchies in modern processors

Speaker:  Per Stenstrom – Gothenburg, Sweden
Topic(s):  Hardware, Power and Energy , Architecture, Embedded Systems and Electronics, Robotics

Abstract

The compute landscape is moving towards being data centric rather than compute centric as in the past. This puts lots of pressure on the memory system in modern computers. This lecture reviews design principles of memory hierarchies in modern processors. It provides an overview of memory technologies that are being used and are emerging. It provides an in-depth coverage of principles of multi-level cache hierarchies including inclusion/non-inclusion, insertion/eviction policies, and prefetching. It also covers principles for cache coherence maintenance.  

About this Lecture

Number of Slides:  25
Duration:  45 minutes
Languages Available:  English
Last Updated: 

Request this Lecture

To request this particular lecture, please complete this online form.

Request a Tour

To request a tour with this speaker, please complete this online form.

All requests will be sent to ACM headquarters for review.